Semantic search

Jump to: navigation, search
Condition
Printout selection
Options
Parameters [
limit:

The maximum number of results to return
offset:

The offset of the first result
link:

Show values as links
headers:

Display the headers/property names
mainlabel:

The label to give to the main page name
intro:

The text to display before the query results, if there are any
outro:

The text to display after the query results, if there are any
searchlabel:

Text for continuing the search
default:

The text to display if there are no query results
class:

An additional CSS class to set for the table
transpose:

Display table headers vertically and results horizontally
sep:

The separator between results
Sort options
Delete
Add sorting condition
 NumberReadableWritableDescription
Active Video Line LSB Register$1FtruefalseHolds the eight LSBs of the raster line currently being drawn.
Active Video Line MSB Register$1EtruefalseHolds the MSB (only, as bit 0) of the raster line currently being drawn.
Alternate ROM$8CtruetrueEnable alternate ROM or lock 48k ROM
Anti-brick Register$10truetrueUsed within the Anti-brick system.
CPU Speed Register$07truetrueSets CPU Speed, reads actual speed.
Clip Window Control Register$1CtruetrueControls (resets) the clip-window registers indices.
Clip Window Layer 2 Register$18truetrueSets and reads clip-window for Layer 2.
Clip Window Sprites Register$19truetrueSets and reads clip-window for Sprites
Clip Window Tilemap Register$1BtruetrueSets and reads clip-window for Tilemap.
Clip Window ULA/LoRes Register$1AtruetrueSets and reads clip-window for ULA/LoRes layer.
Config Mapping Register$04falsetrueIn config mode, allows RAM to be mapped to ROM area.
Copper Control High Byte$62truetrueHolds high byte of Copper control flags.
Copper Control Low Byte$61truetrueHolds low byte of Copper control bits.
Copper Data$60falsetrueUsed to upload code to the Copper.
Copper Data 16-bit Write Register$63falsetrueUsed to upload code to the Copper.
Core Version Register$01truefalseIdentifies core (FPGA image) version.
Core Version Register (sub minor)$0EtruefalseIdentifies core (FPGA image) version (sub minor number).
DAC A+D (mono) mirror Register$2DtruetrueSpecDrum port 0xDF / DAC A+D mirror, read current I2S LSB
DAC B (left) mirror Register$2CtruetrueDAC B mirror, read current I2S left MSB
DAC C (right) mirror Register$2EtruetrueDAC C mirror, read current I2S right MSB
Debug LED Control Register$FFfalsetrueTurns debug LEDs on and off on TBBlue implementations that have them.
Default Tilemap Attribute Register$6CtruetrueDefault tile attribute for 8-bit only maps.
Display Control 1 Register$69truetrueLayer2, ULA shadow, Timex $FF port
DivMMC Trap Enable 1 Register$B2truetrueDivMMC trap configuration
DivMMC Trap Enable 2 Register$B4truetrueDivMMC trap configuration
ESP WiFi GPIO Output Register$A8truetrueESP WiFi GPIO Output
ESP WiFi GPIO Register$A9truetrueESP WiFi GPIO Read/Write
Enhanced ULA Control Register$43truetrueEnables or disables Enhanced ULA interpretation of attribute values and toggles active palette.
Enhanced ULA Ink Color Mask$42truetrueSpecifies mask to extract ink colour from attribute cell value in ULANext mode.
Enhanced ULA Palette Extension$44truetrueUse to set 9-bit (2-byte) colours of the Enhanced ULA palette, or to read second byte of colour.
Expansion Bus Control Register$81truetrueExpansion bus controls
Expansion Bus Decoding b0-7 Register$86truetrueWhen expansion bus is enabled: Internal ports decoding mask
Expansion Bus Decoding b16-23 Register$88truetrueWhen expansion bus is enabled: Internal ports decoding mask
Expansion Bus Decoding b24-31 Register$89truetrueWhen expansion bus is enabled: Internal ports decoding mask
Expansion Bus Decoding b8-15 Register$87truetrueWhen expansion bus is enabled: Internal ports decoding mask
Expansion Bus Enable Register$80truetrueExpansion bus enable/config
Expansion Bus I/O Propagate Register$8AtruetrueMonitoring internal I/O or adding external keyboard
Extended Keys 0 Register$B0truefalseRead Next keyboard compound keys separately
Extended Keys 1 Register$B1truefalseRead Next keyboard compound keys separately
Global Transparency Register$14truetrueSets the "transparent" colour for Layer 2, ULA and LoRes pixel data.
Internal Port Decoding b0-7 Register$82truetrueEnabling internal ports decoding
Internal Port Decoding b16-23 Register$84truetrueEnabling internal ports decoding
Internal Port Decoding b24-31 Register$85truetrueEnabling internal ports decoding
Internal Port Decoding b8-15 Register$83truetrueEnabling internal ports decoding
Keymap High Address Register$28truetruePS/2 Keymap address MSB, read (pending) first byte of palette colour
Keymap High Data Register$2AfalsetrueHigh data to PS/2 Keymap (MSB of data in bit 0)
Keymap Low Address Register$29falsetruePS/2 Keymap address LSB.
Keymap Low Data Register$2BfalsetrueLow eight LSBs of PS/2 Keymap data.
Layer 2 Control Register$70truetrueLayer 2 resolution, palette offset
Layer 2 RAM Page Register$12truetrueSets the bank number where Layer 2 video memory begins.