User contributions for Sol HSA - SpecNext Wiki

Results for Sol HSA talk block log uploads logs abuse log

A user with 95 edits. Account created on 22 May 2020.

Jump to: navigation, search

14:5614:56, 15 December 2025 diff hist +177 Mouse Assembler use link added

15:5715:57, 7 October 2025 diff hist −232 Circuit Diagrams gallerize images current
15:4715:47, 7 October 2025 diff hist −11 GPIO Socket (J15) gallerize images current
15:4615:46, 7 October 2025 diff hist −31 RTC gallerize images current
15:3915:39, 7 October 2025 diff hist −64 Extended Z80 instruction set link fixes
15:3415:34, 7 October 2025 diff hist +12 m Emulators linkify known bugs
15:3015:30, 7 October 2025 diff hist −20 m Emulators remove emulatorlisttop
15:2815:28, 7 October 2025 diff hist +8 m Emulators couple empty cells
13:5313:53, 7 October 2025 diff hist −991 Emulators rebuilt tables
13:1813:18, 7 October 2025 diff hist −4 m Extended Z80 instruction set remove one }}
12:5812:58, 7 October 2025 diff hist −1,368 Extended Z80 instruction set removed margin:auto
12:5712:57, 7 October 2025 diff hist +1,011 Extended Z80 instruction set rebuilt tables

11:0511:05, 8 September 2025 diff hist +136 File Formats loadable directory current

15:1015:10, 15 March 2025 diff hist +363 Palettes added alternative rgb values
15:0715:07, 15 March 2025 diff hist +68 N File:256-palette-2.png No edit summary

13:5013:50, 20 February 2025 diff hist +59 Refresh Rates No edit summary current

14:1414:14, 3 November 2024 diff hist +283 N AY Info updated to 78a6ee50 current
14:1114:11, 3 November 2024 diff hist +495 Turbo Sound Next Control updated to 78a6ee50 current
14:0714:07, 3 November 2024 diff hist +394 N Pentagon 1024 paging updated to 78a6ee50 current
14:0314:03, 3 November 2024 diff hist +27 Memory Paging Control updated to 78a6ee50
14:0014:00, 3 November 2024 diff hist +193 Keyboard updated to 78a6ee50 current
13:5213:52, 3 November 2024 diff hist +202 N XADC D1 Register updated to 78a6ee50
13:5113:51, 3 November 2024 diff hist +203 N XADC D0 Register updated to 78a6ee50
13:5013:50, 3 November 2024 diff hist +364 N XADC Register updated to 78a6ee50
13:4913:49, 3 November 2024 diff hist +1,545 N XDEV command updated to 78a6ee50 current
13:4713:47, 3 November 2024 diff hist +301 N I/O Trap Cause Register updated to 78a6ee50
13:4113:41, 3 November 2024 diff hist +131 N I/O Trap Write Register updated to 78a6ee50
13:4013:40, 3 November 2024 diff hist +349 N I/O Traps Register updated to 78a6ee50
13:3713:37, 3 November 2024 diff hist +168 DMA interrupt enable 2 updated to 78a6ee50 current
13:3513:35, 3 November 2024 diff hist +168 DMA interrupt enable 1 updated to 78a6ee50 current
13:3413:34, 3 November 2024 diff hist +168 DMA interrupt enable 0 updated to 78a6ee50 current
13:3313:33, 3 November 2024 diff hist +512 N DMA interrupt enable 2 updated to 78a6ee50
13:3213:32, 3 November 2024 diff hist +463 N DMA interrupt enable 1 updated to 78a6ee50
13:3113:31, 3 November 2024 diff hist +262 N DMA interrupt enable 0 updated to 78a6ee50
13:2913:29, 3 November 2024 diff hist +615 N Interrupt Status 2 Register updated to 78a6ee50
13:2813:28, 3 November 2024 diff hist +571 N Interrupt Status 1 Register updated to 78a6ee50
13:2713:27, 3 November 2024 diff hist +388 N Interrupt Status 0 Register updated to 78a6ee50
13:2513:25, 3 November 2024 diff hist +504 N Interrupt Enable 2 Register updated to 78a6ee50
13:2313:23, 3 November 2024 diff hist +419 N Interrupt Enable 1 Register updated to 78a6ee50
13:2213:22, 3 November 2024 diff hist +381 N Interrupt Enable 0 Register updated to 78a6ee50
13:2013:20, 3 November 2024 diff hist +209 N NMI Return Address MSB Register updated to 78a6ee50
13:1913:19, 3 November 2024 diff hist +209 N NMI Return Address LSB Register updated to 78a6ee50
13:1713:17, 3 November 2024 diff hist +1,112 N Interrupt Control Register updated to 78a6ee50
13:1113:11, 3 November 2024 diff hist +1,031 N Divmmc Entry Points 1 Created page with "{{NextRegister |Number=$BB |Readable=Yes |Writable=Yes |ShortDesc=DivMMC automap control }} bit 7 = 1 to enable automap on addresses 0x3DXX (instruction fetch, instant, ROM3..." current
13:0913:09, 3 November 2024 diff hist +550 N Divmmc Entry Points Timing 0 updated to 78a6ee50 current
13:0713:07, 3 November 2024 diff hist +755 N Divmmc Entry Points Valid 0 updated to 78a6ee50 current
13:0513:05, 3 November 2024 diff hist +790 N Divmmc Entry Points 0 updated to 78a6ee50 current
13:0113:01, 3 November 2024 diff hist +387 N Extended MD Pad Buttons Register updated to 78a6ee50
12:5612:56, 3 November 2024 diff hist +83 Extended Keys 1 Register updated to 78a6ee50 current
12:5612:56, 3 November 2024 diff hist +82 Extended Keys 0 Register updated to 78a6ee50 current

Retrieved from "http://wiki.specnext.dev/Special:Contributions/Sol_HSA"