Semantic search

This page or action requires Javascript to work, please enable Javascript in your browser or use a browser where this is supported so that functionality can be served and is provided as requested. For further assistance, please have a look at the noscript help page.

Options | Search Clear all entries |

Condition

Printout selection

Options

Parameters [+]

limit:

The maximum number of results to return

offset:

The offset of the first result

link:

Show values as links

headers:

Display the headers/property names

mainlabel:

The label to give to the main page name

intro:

The text to display before the query results, if there are any

outro:

The text to display after the query results, if there are any

searchlabel:

Text for continuing the search

default:

The text to display if there are no query results

class:

An additional CSS class to set for the table

transpose:

Display table headers vertically and results horizontally

sep:

The separator between results

Sort options

Delete

Add sorting condition

ResultCodeDebugExtra

To embed this query inline into a wiki page use the code below.

{{#ask: [[Category:Next Configuration Registers]]
 |?TBRegisterNumber=Number
 |?TBRegisterReadable=Readable
 |?TBRegisterWritable=Writable
 |?ShortDesc=Description
 |format=table
 |limit=50
 |offset=70
 |sort=
 |order=asc
 |mainlabel=
 |class=DataTable
}}

Results 71 – 110 previous 50 20 50 100 250 500 next 50

JSON CSV RSS RDF

The query [[Category:Next Configuration Registers]] was answered by the "SMWSQLStore" in 0.0068 seconds.

	Number	Readable	Writable	Description
Palette Value Register	$41	true	true	Use to set/read 8-bit colours of the ULANext palette.
Peripheral 1 Register	$05	true	true	Sets joystick mode, video frequency and Scandoubler.
Peripheral 2 Register	$06	true	true	Enables CPU Speed key, DivMMC, Multiface, Mouse and AY audio.
Peripheral 3 Register	$08	true	true	ABC/ACB Stereo, Internal Speaker, SpecDrum, Timex Video Modes, Turbo Sound Next, RAM contention and [un]lock 128k paging.
Peripheral 4 Register	$09	true	true	Sets scanlines, AY mono output, Sprite-id lockstep, reset DivMMC mapram and disable HDMI audio.
Peripheral 5 Register	$0A	true	true	Mouse buttons and DPI config
Pi GPIO Output Enable Register	$90-$93	true	true	Enables GPIO pins output
Pi GPIO Register	$98-$9B	true	true	GPIO pins mapped to Next Register
Pi I2S Audio Control Register	$A2	true	true	Pi I2S controls
Pi I2S Clock Divide Register	$A3	true	true	~~Pi I2S clock divide in master mode.~~
Pi Peripheral Enable Register	$A0	true	true	Enable Pi peripherals: UART, Pi hats, I2C, SPI
Sprite and Layers System Register	$15	true	true	Enables/disables Sprites and Lores Layer, and chooses priority of sprites and Layer 2.
Sprite port-mirror Attribute 0 (with INC) Register	$75	false	true	Same as Sprite port-mirror Attribute 0 Register ($35) (write first byte of sprite-attributes), plus increments Sprite port-mirror Index Register ($34)
Sprite port-mirror Attribute 0 Register	$35	false	true	Nextreg port-mirror to write directly into "byte 1" of Sprite Attribute Upload ($xx57 / 87).
Sprite port-mirror Attribute 1 (with INC) Register	$76	false	true	Same as Sprite port-mirror Attribute 1 Register ($36) (write second byte of sprite-attributes), plus increments Sprite port-mirror Index Register ($34)
Sprite port-mirror Attribute 1 Register	$36	false	true	Nextreg port-mirror to write directly into "byte 2" of Sprite Attribute Upload ($xx57 / 87).
Sprite port-mirror Attribute 2 (with INC) Register	$77	false	true	Same as Sprite port-mirror Attribute 2 Register ($37) (write third byte of sprite-attributes), plus increments Sprite port-mirror Index Register ($34)
Sprite port-mirror Attribute 2 Register	$37	false	true	Nextreg port-mirror to write directly into "byte 3" of Sprite Attribute Upload ($xx57 / 87).
Sprite port-mirror Attribute 3 (with INC) Register	$78	false	true	Same as Sprite port-mirror Attribute 3 Register ($38) (write fourth byte of sprite-attributes), plus increments Sprite port-mirror Index Register ($34)
Sprite port-mirror Attribute 3 Register	$38	false	true	Nextreg port-mirror to write directly into "byte 4" of Sprite Attribute Upload ($xx57 / 87).
Sprite port-mirror Attribute 4 (with INC) Register	$79	false	true	The same as Sprite port-mirror Attribute 4 Register ($39) (write fifth byte of sprite-attributes), plus increments Sprite port-mirror Index Register ($34)
Sprite port-mirror Attribute 4 Register	$39	false	true	Nextreg port-mirror to write directly into "byte 5" of Sprite Attribute Upload ($xx57 / 87).
Sprite port-mirror Index Register	$34	true	true	Selects sprite index 0..127 to be affected by writes to other Sprite ports (and mirrors).
Sprites Transparency Index Register	$4B	true	true	Index into sprite palette (of "transparent" colour).
Tile Definitions Base Address Register	$6F	true	true	Base address of the tiles' graphics.
Tilemap Base Address Register	$6E	true	true	Base address of the 40x32 or 80x32 tile map (similar to text-mode of other computers).
Tilemap Control Register	$6B	true	true	Controls Tilemap mode.
Tilemap Offset X LSB Register	$30	true	true	Sets the pixel offset (eight low bits) used for drawing Tilemap graphics on the screen.
Tilemap Offset X MSB Register	$2F	true	true	Sets the pixel offset (two high bits) used for drawing Tilemap graphics on the screen.
Tilemap Offset Y Register	$31	true	true	Sets the pixel offset used for drawing Tilemap graphics on the screen.
Tilemap Transparency Index Register	$4C	true	true	Index into Tilemap palette (of "transparent" colour).
Transparency colour fallback Register	$4A	true	true	8-bit colour to be used when all layers contain transparent pixel.
ULA Control Register	$68	true	true	Disable ULA, controls ULA mixing/blending, enable ULA+
ULA X Offset Register	$26	true	true	Pixel X offset (0..255) to use when drawing ULA Layer.
ULA Y Offset Register	$27	true	true	Pixel Y offset (0..191) to use when drawing ULA Layer.
User Storage 0 Register	$7F	true	true	8-bit storage for user
Vertical Video Line Offset Register	$64	true	true	Offset numbering of raster lines in copper/interrupt/active register
Video Line Interrupt Control Register	$22	true	true	Controls the timing of raster interrupts and the ULA frame interrupt.
Video Line Interrupt Value Register	$23	true	true	Holds the eight LSBs of the line on which a raster interrupt should occur.
Video Timing Register	$11	true	true	Sets video output timing variant.