Difference between revisions of "DMA interrupt enable 0"
From SpecNext official Wiki
(updated to 78a6ee50) |
(updated to 78a6ee50) |
||
| Line 11: | Line 11: | ||
Soft reset = 0x00 | Soft reset = 0x00 | ||
| + | |||
| + | Because interrupts are only sampled at the end of an instruction by the Z80, each time the dma is interrupted one instruction of progress is made in the main program. | ||
Latest revision as of 12:34, 3 November 2024
| Number | $CC |
|---|---|
| Readable | Yes |
| Writable | Yes |
| Short Description | Interrupts that can override DMA |
bit 7 = NMI bit 1 = Line bit 0 = ULA
- Set bits indicate the corresponding interrupt will interrupt a dma operation when in hw im2 mode
Soft reset = 0x00
Because interrupts are only sampled at the end of an instruction by the Z80, each time the dma is interrupted one instruction of progress is made in the main program.