Config Mapping Register: Difference between revisions

From SpecNext Wiki
Jump to: navigation, search
Ped7g (talk | contribs)
m Ped7g moved page ROM mapping register to Config Mapping Register: syncing naming with latest nextreg.txt
updated to 78a6ee50
 
Line 6: Line 6:
}}
}}
Write (config mode only, bootrom disabled):
Write (config mode only, bootrom disabled):
   bits 7:5 = Reserved, must be 0
   bit 7 = Reserved, must be 0
   bits 4:0 = 16K SRAM bank mapped to 0x0000-0x3FFF (first 1MB of SRAM) (hard reset = 0)
   bits 6:0 = 16K SRAM bank mapped to 0x0000-0x3FFF (hard reset = 0)
  ** Even multiplies of 256K are unreliable if storing data in sram for the next core started.

Latest revision as of 10:54, 3 November 2024

Number TBRegisterNumber::$04
Readable TBRegisterReadable::No
Writable TBRegisterWritable::Yes
Short Description ShortDesc::In config mode, allows RAM to be mapped to ROM area.

Write (config mode only, bootrom disabled):

  bit 7 = Reserved, must be 0
  bits 6:0 = 16K SRAM bank mapped to 0x0000-0x3FFF (hard reset = 0)
  ** Even multiplies of 256K are unreliable if storing data in sram for the next core started.