Interrupt Enable 1 Register: Difference between revisions
From SpecNext Wiki
updated to 78a6ee50 |
(No difference)
|
Revision as of 12:23, 3 November 2024
| Number | TBRegisterNumber::$C5 |
|---|---|
| Readable | TBRegisterReadable::Yes |
| Writable | TBRegisterWritable::Yes |
| Short Description | ShortDesc::ctc interrupt enable control |
bit 7 = ctc channel 7 zc/to bit 6 = ctc channel 6 zc/to bit 5 = ctc channel 5 zc/to bit 4 = ctc channel 4 zc/to bit 3 = ctc channel 3 zc/to bit 2 = ctc channel 2 zc/to bit 1 = ctc channel 1 zc/to bit 0 = ctc channel 0 zc/to * If a device interrupt is disabled, it enters a polled mode
soft reset = 0x00