Config Mapping Register: Difference between revisions
From SpecNext Wiki
core 3.0 changes/refresh |
updated to 78a6ee50 |
||
| (One intermediate revision by one other user not shown) | |||
| Line 6: | Line 6: | ||
}} | }} | ||
Write (config mode only, bootrom disabled): | Write (config mode only, bootrom disabled): | ||
bit 7 = Reserved, must be 0 | |||
bits | bits 6:0 = 16K SRAM bank mapped to 0x0000-0x3FFF (hard reset = 0) | ||
** Even multiplies of 256K are unreliable if storing data in sram for the next core started. | |||
Latest revision as of 10:54, 3 November 2024
| Number | TBRegisterNumber::$04 |
|---|---|
| Readable | TBRegisterReadable::No |
| Writable | TBRegisterWritable::Yes |
| Short Description | ShortDesc::In config mode, allows RAM to be mapped to ROM area. |
Write (config mode only, bootrom disabled):
bit 7 = Reserved, must be 0 bits 6:0 = 16K SRAM bank mapped to 0x0000-0x3FFF (hard reset = 0) ** Even multiplies of 256K are unreliable if storing data in sram for the next core started.