Vertical Video Line Offset Register

From SpecNext official Wiki
Revision as of 07:59, 27 April 2020 by Ped7g (talk | contribs) (core 3.1.5 changes/refresh)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Number $64
Readable Yes
Writable Yes
Short Description Offset numbering of raster lines in copper/interrupt/active register

Since core 3.1.5 (new register):

Bits 7-0 form offset value 0..255, the offset is added to Copper, Video Line Interrupt and Active Video Line readings.

Normally the ULA's pixel row 0 aligns with vertical line count 0. With a non-zero offset, the ULA's pixel row 0 will align with the vertical line offset.

Eg, if the offset is 32 then vertical line 32 will correspond to the first pixel row in the ULA and vertical line 0 will align with the first pixel row of the Tilemap and Sprites.

Since a change in offset takes effect when the ULA reaches row 0, the change can take up to one frame to occur.

(also related: Active Video Line MSB Register ($1E), Active Video Line LSB Register ($1F), Video Line Interrupt Control Register ($22), Video Line Interrupt Value Register ($23) and Copper)