DivMMC Trap Enable 2 Register

From SpecNext official Wiki
Revision as of 11:20, 4 February 2020 by Ped7g (talk | contribs) (core 3.1.0 changes/refresh)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Number $B4
Readable Yes
Writable Yes
Short Description DivMMC trap configuration

(hard reset = 0x1B)

   bits 7:5 = Reserved, must be 0
   bit 4 = (trap, instant) enable 0x3D00 - 0x3DFF
   bit 3 = (trap, delayed) disable 0x1FF8 - 0x1FFF
   bit 2 = (trap, instant) enable 0x04CB, 0x056B
   bit 1 = (trap, delayed) enable 0x04C6, 0x0562
   bit 0 = (trap, delayed) enable 0x0066

(new register since core3.1.0)