Difference between revisions of "Datagear DMA Port"
From SpecNext official Wiki
(core 3.1.3 changes/refresh) |
(core 3.1.3 changes/refresh) |
||
| Line 1: | Line 1: | ||
{{Port | {{Port | ||
|Number=$xx6B | |Number=$xx6B | ||
| − | |ShortDesc=Controls | + | |ShortDesc=Controls zxnDMA chip |
|Readable=Yes | |Readable=Yes | ||
|Writable=Yes | |Writable=Yes | ||
Revision as of 19:40, 13 April 2020
| Number | $xx6B |
|---|---|
| Decimal | |
| Short desc. | Controls zxnDMA chip |
| Bit Mask | ---- ---- 0110 1011 |
| Readable | Yes |
| Writable | Yes |
| Subsystem | DMA |
since core 3.1.2 this port $6B is always in "zxnDMA" mode, for "Zilog DMA" use MB02 DMA Port ($xx0B / 11).
Be aware the zxnDMA is by default in the new "zxnDMA" mode, acting slightly differently than original Zilog DMA.
Use Peripheral 2 Register ($06) to enable the "Zilog DMA" mode in case your SW expects Zilog-like behaviour of DMA transfers.