Difference between revisions of "Datagear DMA Port"
From SpecNext official Wiki
m (2 revisions imported) |
m |
||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{Port | {{Port | ||
|Number=$xx6B | |Number=$xx6B | ||
| − | | | + | |NumberDec=107 |
|PortMask=---- ---- 0110 1011 | |PortMask=---- ---- 0110 1011 | ||
| + | |ShortDesc=Controls zxnDMA chip | ||
|Readable=Yes | |Readable=Yes | ||
|Writable=Yes | |Writable=Yes | ||
| − | |Subsystem=DMA}} | + | |Subsystem=DMA |
| + | }} | ||
| + | since core 3.1.2 this port $6B is always in "zxnDMA" mode, for "Zilog DMA" use {{PortNo|$xx0B}}. | ||
| + | |||
| + | <del>Be aware the [[DMA|zxnDMA]] is by default in the new "zxnDMA" mode, acting slightly differently than original Zilog DMA.</del> | ||
| + | |||
| + | <del>Use {{NextRegNo|$06}} to enable the "Zilog DMA" mode in case your SW expects Zilog-like behaviour of DMA transfers.</del> | ||
Latest revision as of 12:49, 4 May 2020
| Number | $xx6B |
|---|---|
| Decimal | 107 |
| Short desc. | Controls zxnDMA chip |
| Bit Mask | ---- ---- 0110 1011 |
| Readable | Yes |
| Writable | Yes |
| Subsystem | DMA |
since core 3.1.2 this port $6B is always in "zxnDMA" mode, for "Zilog DMA" use MB02 DMA Port ($xx0B / 11).
Be aware the zxnDMA is by default in the new "zxnDMA" mode, acting slightly differently than original Zilog DMA.
Use Peripheral 2 Register ($06) to enable the "Zilog DMA" mode in case your SW expects Zilog-like behaviour of DMA transfers.