Core Version Register: Difference between revisions
From SpecNext Wiki
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
{{NextRegister | {{NextRegister | ||
|Number= | |Number=$01 | ||
|Readable=Yes | |Readable=Yes | ||
|Writable=No | |Writable=No | ||
Revision as of 23:38, 18 August 2017
| Next Register Number | $01 |
|---|---|
| Readable | Yes |
| Writable | No |
| Short Description | Identifies FPGA image version. |
Most significant nibble holds major version number; least significant nibble holds minor version number.