Core Version Register (sub minor): Difference between revisions
From SpecNext Wiki
m 1 revision imported |
mNo edit summary |
||
| (One intermediate revision by the same user not shown) | |||
| Line 3: | Line 3: | ||
|Readable=Yes | |Readable=Yes | ||
|Writable=No | |Writable=No | ||
|ShortDesc=Identifies FPGA image version (sub minor number). | |ShortDesc=Identifies core (FPGA image) version (sub minor number). | ||
}} | }} | ||
See {{NextRegNo|$01}} for the major and minor version numbers. | See {{NextRegNo|$01}} for the major and minor version numbers. | ||
Latest revision as of 17:42, 20 September 2020
| Next Register Number | $0E |
|---|---|
| Readable | Yes |
| Writable | No |
| Short Description | Identifies core (FPGA image) version (sub minor number). |
See NextReg:$01 for the major and minor version numbers.