View source for ESP WiFi GPIO Output Register - SpecNext official Wiki

← ESP WiFi GPIO Output Register

Jump to: navigation, search

You do not have permission to edit this page, for the following reason:

The action you have requested is limited to users in one of the groups: Users, trustworthy.

You can view and copy the source of this page.

{{NextRegister
|Number=$A8
|Readable=Yes
|Writable=Yes
|ShortDesc=ESP WiFi GPIO Output
}}
(soft reset = 0)
    bit 2 = GPIO2 output enable (fixed at 0, GPIO2 is read-only)
    bit 0 = GPIO0 output enable

(new register since core3.1.0)

Template used on this page:

Template:NextRegister (view source)

Return to ESP WiFi GPIO Output Register.

Retrieved from ‘http://wiki.specnext.dev/ESP_WiFi_GPIO_Output_Register’