Template: OpcodeQuery

From SpecNext official Wiki
Revision as of 14:29, 14 April 2019 by Specnext (talk | contribs) (Created page with " {{#ask: {{#if:{{{cleandesc|}}}|[[cleandesc::~*{{{cleandesc|}}}*]]}} {{#if:{{{admode1|}}}|[[admode1::{{{admode1|}}}]]}} {{#if:{{{admode2|}}}|[[admode2::{{{admode2|}}}]]}}...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search


Mnemonic (use uppercase)StatusAddressing Mode 1Addressing Mode 2CNPVHZST-StatesSummary
ADC A, (HL)SAccumulatorIndirectS0VSSS7
ADC A, (IXY+d)SAccumulatorIndexedS0VSSS19
ADC A, nSAccumulatorImmediateS0VSSS7
ADC A, rSAccumulatorRegisterS0VSSS4
ADC HL, BC/DE/HL/SPSRegisterRegisterS0V!SS15
ADD A, (HL)SAccumulatorIndirectS0VSSS7
ADD A, (IXY+d)SAccumulatorIndexedS0VSSS19
ADD A, nSAccumulatorImmediateS0VSSS7
ADD A, rSAccumulatorRegisterS0VSSS4
ADD HL, BC/DE/HL/SPSRegisterRegisterS0-!--11
ADD HL/DE/BC, AERegisterRegister?-----8
ADD HL/DE/BC, nnERegisterImmediate------16
ADD IXY, BC/DE/IXY/SPSRegisterRegisterS0-!--15
AND (HL)SIndirect-00P1SS7
AND (IXY+d)SIndexed-00P1SS19
AND nSImmediate-00P1SS7
AND rSRegister-00P1SS4
BIT b,(HL)SImmediateIndirect-0?1!?12
BIT b,(IXY+d)SImmediateIndexed-0?1!?20
BIT b,rSImmediateRegister-0?1!?8
BRLC DE,BE--------8
BSLA DE,BE--------8
BSRA DE,BE--------8
BSRF DE,BE--------8
BSRL DE,BE--------8
CALL Z/NZ/C/NC/PO/PE/P/M, nnSAddress-------17 ; 10 if not cc
CALL nnSAddress-------17
CCFS--!0-!--4
CP (HL)SIndirect-S1VSSS7
CP (IXY+d)SIndexed-S1VSSS19
CP nSImmediate-S1VSSS7
CP rSRegister-S1VSSS4
CPDS---1LS!S16
CPDRS---1LS!S21x+16
CPIS---1LS!S16
CPIRS---1LS!S21x+16
CPLS---1-1--4
DAAS--!-P!SS8
DEC (HL)SIndirect--1!SSS11
DEC (IXY+d)SIndexed--1!SSS23
DEC BC/DE/HL/SPSRegister-------6
DEC IXYSRegister-------10
DEC rSRegister--1!SSS4
DIS--------4
DJNZ nSImmediate-------13
EIS--------4
EX (SP), HLSIndirectRegister------19
EX (SP), IXYSIndirectRegister------23
EX AF, AF'SRegisterRegister!!!!!!4
EX DE, HLSRegisterRegister------4
... further results