LoRes Control Register

From SpecNext official Wiki
Revision as of 07:08, 12 November 2019 by Ped7g (talk | contribs) (core 3.0 changes/refresh)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Number $6A
Readable Yes
Writable Yes
Short Description
Bit Function
7-6 Reserved, must be 0
5 1 = LoRes is Radastan mode (128x96x4, 6144 bytes) (soft reset = 0)
4 1 = LoRes Radastan Timex display file xor (soft reset = 0)
3-0 LoRes Radastan palette offset (bits 1:0 apply in ULA+ mode) (soft reset = 0)
Retrieved from ‘http://wiki.specnext.dev/index.php?title=LoRes_Control_Register&oldid=10961’