XADC D1 Register

From SpecNext Wiki
Revision as of 23:33, 6 April 2025 by Em00k (talk | contribs) (Correct incorrect register number to correct : Number=$FA as per https://gitlab.com/SpectrumNext/ZX_Spectrum_Next_FPGA/-/blob/master/cores/zxnext/nextreg.txt)
Jump to: navigation, search
Next Register Number $FA
Readable Yes
Writable Yes
Short Description Issue 4 only
  bits 7:0 = MSB data connected to XADC DRP data bus D15:8

DRP reads store result here, DRP writes take value from here