Circuit Diagrams: Difference between revisions
From SpecNext Wiki
No edit summary |
No edit summary |
||
| Line 54: | Line 54: | ||
|valign=top| [[Image:Video_Port.png]] | |valign=top| [[Image:Video_Port.png]] | ||
|} | |} | ||
Notes: | |||
* In VGA mode (scandoubler enabled), H-SYNC and V-SYNC are carried separately on their respective pins. | |||
* In RGB mode (scandoubler disabled), H-SYNC carries composite sync, and V-SYNC carries 1. | |||
<br/> | <br/> | ||
Revision as of 19:42, 17 April 2020
Schematic
The Issue 2B (rev 1) schematic can be downloaded here.
J13 - Daughter board connector
|
|
J15 - Next GPIO
|
|
CN5 - Expansion bus (edge connector)
|
|
J10/J11 - Memory Expansion Ports
|
|
J4/J7 J8/J14 - Joystick Ports
|
|
CN1 - VGA Video Port
|
|
Notes:
- In VGA mode (scandoubler enabled), H-SYNC and V-SYNC are carried separately on their respective pins.
- In RGB mode (scandoubler disabled), H-SYNC carries composite sync, and V-SYNC carries 1.
CN8 - Digital Port
|
|
CN2/CN6/CN7 - SD Reader (Mainboard) (CN6 on reverse)
|
|
CN10/CN11/CN12 - SD Reader (Daughterboard) (CN12 on reverse)
|
|
Accelerator Board
|
|
Real Time Clock (RTC)
|
|
CN9 - ESP8266-01/RS-232 Port
|
|
|