Internal Port Decoding b8-15 Register: Difference between revisions

From SpecNext Wiki
Jump to: navigation, search
Ped7g (talk | contribs)
core 3.0 changes/refresh
 
Ped7g (talk | contribs)
m core 3.0 changes/refresh
Line 3: Line 3:
|Readable=Yes
|Readable=Yes
|Writable=Yes
|Writable=Yes
|ShortDesc=Enabling internal ports
|ShortDesc=Enabling internal ports decoding
}}
}}
{|class="wikitable"
{|class="wikitable"

Revision as of 09:07, 12 November 2019

Next Register Number $83
Readable Yes
Writable Yes
Short Description Enabling internal ports decoding
Bit Description
7 (bit 15) Enabling IO:$123B
6 (bit 14) Enabling IO:$xx57, IO:$xx5B and IO:$303B
5 (bit 13) Enabling IO:$FADF, IO:$FBDF and IO:$FFDF
4 (bit 12) Enabling IO:$133B, IO:$143B and IO:$153B (UART)
3 (bit 11) Enabling IO:$xxE7 and IO:$xxEB (SPI)
2 (bit 10) Enabling IO:$103B and IO:$113B
1 (bit 9) Enabling Multiface (two variable ports)
0 (bit 8) Enabling IO:$xxE3 (DivMMC control)

All bits are set to 1 upon soft reset.

(note: Next registers with number higher than $7F are inaccessible from Copper code)