Video Timing Register: Difference between revisions

From SpecNext Wiki
Jump to: navigation, search
m 2 revisions imported
Ped7g (talk | contribs)
core 3.0 changes/refresh
Line 18: Line 18:
! Bit pattern !! selected variant
! Bit pattern !! selected variant
|-
|-
| %000 || Base VGA timing (50/60Hz depending on bit 2 of {{NextRegNo|$05}})
| %000 || Base VGA timing, clk28 = 28000000
|-
|-
| %001 || VGA setting 1
| %001 || VGA setting 1, clk28 = 28571429
|-
|-
| %010 || VGA setting 2
| %010 || VGA setting 2, clk28 = 29464286
|-
|-
| %011 || VGA setting 3
| %011 || VGA setting 3, clk28 = 30000000
|-
|-
| %100 || VGA setting 4
| %100 || VGA setting 4, clk28 = 31000000
|-
|-
| %101 || VGA setting 5
| %101 || VGA setting 5, clk28 = 32000000
|-
|-
| %110 || VGA setting 6
| %110 || VGA setting 6, clk28 = 33000000
|-
|-
| %111 || HDMI
| %111 || HDMI, clk28 = 27000000
|}
|}


Each VGA setting increases the frequency by approximately 1 kHz.
Each VGA setting increases the frequency by approximately 1 kHz.
50/60Hz depending on bit 2 of {{NextRegNo|$05}}.

Revision as of 13:02, 11 November 2019

Number TBRegisterNumber::$11
Readable TBRegisterReadable::Yes
Writable TBRegisterWritable::Yes
Short Description ShortDesc::Sets video output timing variant.

(writable in config mode only)

Bit Function
7-3 Reserved, must be 0
2-0 video signal timing variant

Possible timing variants:

Bit pattern selected variant
%000 Base VGA timing, clk28 = 28000000
%001 VGA setting 1, clk28 = 28571429
%010 VGA setting 2, clk28 = 29464286
%011 VGA setting 3, clk28 = 30000000
%100 VGA setting 4, clk28 = 31000000
%101 VGA setting 5, clk28 = 32000000
%110 VGA setting 6, clk28 = 33000000
%111 HDMI, clk28 = 27000000

Each VGA setting increases the frequency by approximately 1 kHz.

50/60Hz depending on bit 2 of {{#ask: TBRegisterNumber::$05 }} ($05).