Difference between revisions of "Circuit Diagrams"
From SpecNext official Wiki
| Line 17: | Line 17: | ||
<br/> | <br/> | ||
| − | == Expansion bus (edge connector) == | + | == CN5 Expansion bus (edge connector) == |
{| width=100% | {| width=100% | ||
| Line 26: | Line 26: | ||
<br/> | <br/> | ||
| − | == Memory Expansion Ports == | + | == CN6, CN8 Memory Expansion Ports == |
{| width=100% | {| width=100% | ||
Revision as of 13:36, 14 April 2019
Contents
J13 - Daughter board connector
|
|
J15 - Next GPIO
|
|
CN5 Expansion bus (edge connector)
|
|
CN6, CN8 Memory Expansion Ports
|
|
|