Difference between revisions of "Expansion Bus Decoding b8-15 Register"
From SpecNext official Wiki
(core 3.0 changes/refresh) |
(core 3.1.3 changes/refresh) |
||
| Line 25: | Line 25: | ||
|} | |} | ||
| − | All bits are set to 1 upon hard reset. | + | since core3.1.1: all bits are set to 1 when: soft reset and bit 31 is clear OR hard reset and bit 31 is set (otherwise content is kept intact). <del>All bits are set to 1 upon hard reset.</del> |
When the expansion bus is on, the expansion port decoding mask (Next Registers $86-$89) is logically ANDed with the internal enables (Next Registers $82-$85). A zero bit indicates the internal device is disabled. | When the expansion bus is on, the expansion port decoding mask (Next Registers $86-$89) is logically ANDed with the internal enables (Next Registers $82-$85). A zero bit indicates the internal device is disabled. | ||
Latest revision as of 19:03, 13 April 2020
| Number | $87 |
|---|---|
| Readable | Yes |
| Writable | Yes |
| Short Description | When expansion bus is enabled: Internal ports decoding mask |
| Bit | Description |
|---|---|
| 7 | (bit 15) Masking decoding: Layer 2 Access Port ($123B / 4667) |
| 6 | (bit 14) Masking decoding: Sprite Attribute Upload ($xx57 / 87), Sprite Pattern Upload ($xx5B / 91) and Sprite Status/Slot Select ($303B / 12347) |
| 5 | (bit 13) Masking decoding: Kempston Mouse Buttons ($FADF / 64223), Kempston Mouse X ($FBDF / 64479) and Kempston Mouse Y ($FFDF / 65503) |
| 4 | (bit 12) Masking decoding: UART TX ($133B / 4923), UART RX ($143B / 5179) and UART Control ($153B / 5435) (UART) |
| 3 | (bit 11) Masking decoding: ($xxE7) and ($xxEB) (SPI) |
| 2 | (bit 10) Masking decoding: I2C clock ($103B / 4155) and I2C data ($113B / 4411) |
| 1 | (bit 9) Masking decoding: Multiface (two variable ports) |
| 0 | (bit 8) Masking decoding: ($xxE3) (DivMMC control) |
since core3.1.1: all bits are set to 1 when: soft reset and bit 31 is clear OR hard reset and bit 31 is set (otherwise content is kept intact). All bits are set to 1 upon hard reset.
When the expansion bus is on, the expansion port decoding mask (Next Registers $86-$89) is logically ANDed with the internal enables (Next Registers $82-$85). A zero bit indicates the internal device is disabled.
If the expansion bus is on, this allows I/O cycles for disabled internal ports to propagate to the expansion bus, otherwise corresponding I/O cycles to the expansion bus are filtered.
(note: Next registers with number higher than $7F are inaccessible from Copper code)