CPU Speed Register: Difference between revisions
From SpecNext Wiki
No edit summary |
Core 2.00.22 changes. |
||
| Line 3: | Line 3: | ||
|Readable=Yes | |Readable=Yes | ||
|Writable=Yes | |Writable=Yes | ||
|ShortDesc=Sets accelerated clock speed. | |ShortDesc=Sets accelerated clock speed, reads actual speed. | ||
}} | }} | ||
Bit 1-0 = turbo: %00 = 3.5MHz, %01 = 7MHz, %10 = 14MHz (%00 after PoR or Hard-reset). | |||
Reads actual CPU speed. | |||
Revision as of 22:59, 20 December 2018
| Number | TBRegisterNumber::$07 |
|---|---|
| Readable | TBRegisterReadable::Yes |
| Writable | TBRegisterWritable::Yes |
| Short Description | ShortDesc::Sets accelerated clock speed, reads actual speed. |
Bit 1-0 = turbo: %00 = 3.5MHz, %01 = 7MHz, %10 = 14MHz (%00 after PoR or Hard-reset).
Reads actual CPU speed.