Difference between revisions of "Core Version Register"
From SpecNext official Wiki
| Line 1: | Line 1: | ||
{{NextRegister | {{NextRegister | ||
| − | |Number= | + | |Number=1 |
|Readable=Yes | |Readable=Yes | ||
|Writable=No | |Writable=No | ||
Revision as of 23:37, 18 August 2017
| Number | 1 |
|---|---|
| Readable | Yes |
| Writable | No |
| Short Description | Identifies FPGA image version. |
Most significant nibble holds major version number; least significant nibble holds minor version number.