DivMMC Trap Enable 1 Register: Difference between revisions

From SpecNext Wiki
Jump to: navigation, search
Ped7g (talk | contribs)
trustworthy
714 edits
core 3.1.0 changes/refresh
 
Johnnyo (talk | contribs)
trustworthy
514 edits
to be removed
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
{{NextRegister
this page should be removed it was for nextreg B2 but B2 has another function now
|Number=$B2
|Readable=Yes
|Writable=Yes
|ShortDesc=DivMMC trap configuration
}}
(hard reset = 0x83)
    bit 7 = (trap, delayed) enable 0x0038
    bit 6 = (trap, delayed) enable 0x0030
    bit 5 = (trap, delayed) enable 0x0028
    bit 4 = (trap, delayed) enable 0x0020
    bit 3 = (trap, delayed) enable 0x0018
    bit 2 = (trap, delayed) enable 0x0010
    bit 1 = (trap, delayed) enable 0x0008
    bit 0 = (trap, delayed) enable 0x0000
(new register since core3.1.0)

Latest revision as of 08:25, 6 January 2026

this page should be removed it was for nextreg B2 but B2 has another function now

Retrieved from "http://wiki.specnext.dev/index.php?title=DivMMC_Trap_Enable_1_Register&oldid=41771"