Difference between revisions of "Anti-brick Register"
From SpecNext official Wiki
| Line 1: | Line 1: | ||
{{NextRegister | {{NextRegister | ||
| − | |Number=$ | + | |Number=$10 |
|Readable=Yes | |Readable=Yes | ||
|Writable=Yes | |Writable=Yes | ||
| Line 6: | Line 6: | ||
}} | }} | ||
| − | + | '''Read''' bit mapped: | |
{| class="wikitable" | {| class="wikitable" | ||
! Bit !! Effect | ! Bit !! Effect | ||
|- | |- | ||
| − | | 7 | + | | 7-2 || Reserved, 0 |
| − | |||
| − | |||
|- | |- | ||
| 1 || DivMMC button pressed | | 1 || DivMMC button pressed | ||
|- | |- | ||
| 0 || Multiface button pressed | | 0 || Multiface button pressed | ||
| + | |} | ||
| + | |||
| + | '''Write''' bit mapped (only in config mode): | ||
| + | {| class="wikitable" | ||
| + | ! Bit !! Effect | ||
| + | |- | ||
| + | | 7 || If 1 start selected core, if 0 FPGA loads the fixed anti-brick core | ||
| + | |- | ||
| + | | 6-5 || Reserved, must be 0 | ||
| + | |- | ||
| + | | 4-0 || Core ID 0-31 (default is 2) | ||
|} | |} | ||
Note that in normal running pressing the DivMMC or Multiface button creates an NMI which halts any running program, and the reflashable core must be loaded before any user code is run. This means that unless you are rewriting the entire firmware from scratch this register is probably not useful. | Note that in normal running pressing the DivMMC or Multiface button creates an NMI which halts any running program, and the reflashable core must be loaded before any user code is run. This means that unless you are rewriting the entire firmware from scratch this register is probably not useful. | ||
Revision as of 23:22, 20 December 2018
| Number | $10 |
|---|---|
| Readable | Yes |
| Writable | Yes |
| Short Description | Used within the Anti-brick system. |
Read bit mapped:
| Bit | Effect |
|---|---|
| 7-2 | Reserved, 0 |
| 1 | DivMMC button pressed |
| 0 | Multiface button pressed |
Write bit mapped (only in config mode):
| Bit | Effect |
|---|---|
| 7 | If 1 start selected core, if 0 FPGA loads the fixed anti-brick core |
| 6-5 | Reserved, must be 0 |
| 4-0 | Core ID 0-31 (default is 2) |
Note that in normal running pressing the DivMMC or Multiface button creates an NMI which halts any running program, and the reflashable core must be loaded before any user code is run. This means that unless you are rewriting the entire firmware from scratch this register is probably not useful.