Core Version Register: Difference between revisions
From SpecNext Wiki
No edit summary |
mNo edit summary |
||
| (3 intermediate revisions by 3 users not shown) | |||
| Line 3: | Line 3: | ||
|Readable=Yes | |Readable=Yes | ||
|Writable=No | |Writable=No | ||
|ShortDesc=Identifies FPGA image version. | |ShortDesc=Identifies core (FPGA image) version. | ||
}} | }} | ||
Most significant nibble holds major version number; least significant nibble holds minor version number. | Most significant nibble holds major version number; least significant nibble holds minor version number. | ||
See {{NextRegNo|$0E}} for sub-minor version number. | |||
Latest revision as of 17:40, 20 September 2020
| Number | TBRegisterNumber::$01 |
|---|---|
| Readable | TBRegisterReadable::Yes |
| Writable | TBRegisterWritable::No |
| Short Description | ShortDesc::Identifies core (FPGA image) version. |
Most significant nibble holds major version number; least significant nibble holds minor version number.
See {{#ask: TBRegisterNumber::$0E }} ($0E) for sub-minor version number.