LoRes Control Register: Difference between revisions

From SpecNext Wiki
Jump to: navigation, search
Ped7g (talk | contribs)
core 3.0 changes/refresh
 
Ped7g (talk | contribs)
core 3.0 changes/refresh
 
Line 3: Line 3:
|Readable=Yes
|Readable=Yes
|Writable=Yes
|Writable=Yes
|ShortDesc=LoRes Radastan mode
}}
}}
{| class="wikitable"
{| class="wikitable"

Latest revision as of 07:28, 12 November 2019

Number TBRegisterNumber::$6A
Readable TBRegisterReadable::Yes
Writable TBRegisterWritable::Yes
Short Description ShortDesc::LoRes Radastan mode
Bit Function
7-6 Reserved, must be 0
5 1 = LoRes is Radastan mode (128x96x4, 6144 bytes) (soft reset = 0)
4 1 = LoRes Radastan Timex display file xor (soft reset = 0)
3-0 LoRes Radastan palette offset (bits 1:0 apply in ULA+ mode) (soft reset = 0)