Layer 2 Active RAM Bank Register - Revision history

Xalior: Xalior moved page Layer 2 Active RAM bank Register to Layer 2 Active RAM Bank Register

2025-10-13T17:19:45Z

Xalior moved page Layer 2 Active RAM bank Register to Layer 2 Active RAM Bank Register

← Older revision		Revision as of 18:19, 13 October 2025
(No difference)

Xalior: Xalior moved page Layer 2 RAM Page Register to Layer 2 Active RAM bank Register

2025-10-13T17:16:00Z

Xalior moved page Layer 2 RAM Page Register to Layer 2 Active RAM bank Register

← Older revision		Revision as of 18:16, 13 October 2025
(No difference)

Xalior: Xalior moved page Layer 2 RAM Page Active Register to Layer 2 RAM Page Register over redirect: Revert

2025-10-13T15:07:22Z

Xalior moved page Layer 2 RAM Page Active Register to Layer 2 RAM Page Register over redirect: Revert

← Older revision		Revision as of 16:07, 13 October 2025
(No difference)

Xalior: Xalior moved page Layer 2 RAM Page Register to Layer 2 RAM Page Active Register: match formal nextreg.txt name

2025-10-13T15:05:03Z

Xalior moved page Layer 2 RAM Page Register to Layer 2 RAM Page Active Register: match formal nextreg.txt name

← Older revision		Revision as of 16:05, 13 October 2025
(No difference)

Ped7g: core 3.0.7 changes/refresh

2020-01-15T14:52:00Z

core 3.0.7 changes/refresh

← Older revision		Revision as of 15:52, 15 January 2020
Line 12:		Line 12:

	Valid values are 0 to 109 (with 2MiB SRAM memory extension, 0 to 45 with default 1MiB memory).		Valid values are 0 to 109 (with 2MiB SRAM memory extension, 0 to 45 with default 1MiB memory).

			The new 320x256x8 and 640x256x4 Layer 2 modes require 80kiB of memory, i.e. five 16k banks. The valid values are then 0 to 107 (2MiB extended) or 0 to 43 with default 1MiB model.

Ped7g: core 3.0 changes/refresh

2019-11-30T23:59:38Z

core 3.0 changes/refresh

← Older revision		Revision as of 00:59, 1 December 2019
Line 10:		Line 10:

	Note that this register uses the 16kiB bank method, so if you set Nextreg $12,$C if you need to read the contents via 8kb banks you would need to multiply x 2 (16k bank $0C is identical to 8k pages $18 and $19).		Note that this register uses the 16kiB bank method, so if you set Nextreg $12,$C if you need to read the contents via 8kb banks you would need to multiply x 2 (16k bank $0C is identical to 8k pages $18 and $19).

			Valid values are 0 to 109 (with 2MiB SRAM memory extension, 0 to 45 with default 1MiB memory).

Ped7g: core 3.0 changes/refresh

2019-11-11T13:08:21Z

core 3.0 changes/refresh

← Older revision		Revision as of 14:08, 11 November 2019
Line 5:		Line 5:
	\|ShortDesc=Sets the [[Memory map\|bank]] number where Layer 2 video memory begins.		\|ShortDesc=Sets the [[Memory map\|bank]] number where Layer 2 video memory begins.
	}}		}}
	Bits 5-0 store the number of the "SRAM page" (ie, [[Memory map\|bank]]) used for the standard Layer 2 screen. The default is 8. Because the layer 2 screen is ~~48k~~, it actually occupies 3 banks, and the number set here is the first; so by default, it occupies banks 8-10. Then later NextZXOS does reconfigure both this and shadow bank to 9 (banks 9-11).		Bits 6-0 store the number of the "SRAM page" (ie, [[Memory map\|bank]]) used for the standard Layer 2 screen. The default is 8. Because the layer 2 screen is 48kiB, it actually occupies 3 banks, and the number set here is the first; so by default, it occupies banks 8-10. Then later NextZXOS does reconfigure both this and shadow bank to 9 (banks 9-11). (bit 7 is reserved, use always 0)

	For shadow bank paging see [[Layer_2]] and {{NextRegNo\|$13}}.		For shadow bank paging see [[Layer_2]] and {{NextRegNo\|$13}}.

	Note that this register uses the ~~16kb~~ bank method, so if you set Nextreg $12,$C if you need to read the contents via 8kb banks you would need to multiply x 2 (16k bank $0C is identical to 8k pages $18 and $19).		Note that this register uses the 16kiB bank method, so if you set Nextreg $12,$C if you need to read the contents via 8kb banks you would need to multiply x 2 (16k bank $0C is identical to 8k pages $18 and $19).

Specnext: 9 revisions imported

2019-04-14T10:00:16Z

9 revisions imported

← Older revision		Revision as of 11:00, 14 April 2019
(No difference)

wiki>Ped7g at 01:23, 21 December 2018

2018-12-21T01:23:12Z

← Older revision		Revision as of 02:23, 21 December 2018
Line 5:		Line 5:
	\|ShortDesc=Sets the [[Memory map\|bank]] number where Layer 2 video memory begins.		\|ShortDesc=Sets the [[Memory map\|bank]] number where Layer 2 video memory begins.
	}}		}}
	Bits 5-0 store the number of the "SRAM page" (ie, [[Memory map\|bank]]) used for the standard Layer 2 screen. The default is 8. Because the layer 2 screen is 48k, it actually occupies 3 banks, and the number set here is the first; so by default, it occupies banks 8-10.		Bits 5-0 store the number of the "SRAM page" (ie, [[Memory map\|bank]]) used for the standard Layer 2 screen. The default is 8. Because the layer 2 screen is 48k, it actually occupies 3 banks, and the number set here is the first; so by default, it occupies banks 8-10. Then later NextZXOS does reconfigure both this and shadow bank to 9 (banks 9-11).

	For shadow bank paging see [[Layer_2]]		For shadow bank paging see [[Layer_2]] and {{NextRegNo\|$13}}.

	Note that this register uses the 16kb bank method, so if you set Nextreg $12,$C if you need to read the contents via 8kb banks you would need to multiply x 2		Note that this register uses the 16kb bank method, so if you set Nextreg $12,$C if you need to read the contents via 8kb banks you would need to multiply x 2 (16k bank $0C is identical to 8k pages $18 and $19).

wiki>Emook at 02:21, 9 November 2018

2018-11-09T02:21:15Z

← Older revision		Revision as of 03:21, 9 November 2018
Line 5:		Line 5:
	\|ShortDesc=Sets the [[Memory map\|bank]] number where Layer 2 video memory begins.		\|ShortDesc=Sets the [[Memory map\|bank]] number where Layer 2 video memory begins.
	}}		}}

	Bits 5-0 store the number of the "SRAM page" (ie, [[Memory map\|bank]]) used for the standard Layer 2 screen. The default is 8. Because the layer 2 screen is 48k, it actually occupies 3 banks, and the number set here is the first; so by default, it occupies banks 8-10.		Bits 5-0 store the number of the "SRAM page" (ie, [[Memory map\|bank]]) used for the standard Layer 2 screen. The default is 8. Because the layer 2 screen is 48k, it actually occupies 3 banks, and the number set here is the first; so by default, it occupies banks 8-10.

	For shadow bank paging see [[Layer_2]]		For shadow bank paging see [[Layer_2]]

			Note that this register uses the 16kb bank method, so if you set Nextreg $12,$C if you need to read the contents via 8kb banks you would need to multiply x 2